Attorney Docket No.: N1085-90112

TS03-281

## **Amendments to the claims:**

This listing of claims will replace all prior versions and listings, of claims in the application:

- (Amended) A method of copper metallization in the fabrication of an
   integrated circuit device comprising:
- providing an opening through a dielectric layer overlying a substrate on a wafer;
  forming a copper layer to completely fill said opening;
- forming a buffer zone on a surface of said copper layer <u>by exposing said copper</u>

  layer to an NF<sub>3</sub> plasma; and
  - depositing a capping layer overlying said copper layer and said buffer zone to complete said copper metallization in said fabrication of said integrated circuit device.
  - 2. (Original) The method according to Claim 1 further comprising forming semiconductor device structures in and on said substrate wherein said semiconductor device structures include gate electrodes, source/drain regions, and lower level metallization.
  - 3. (Original) The method according to Claim 2 wherein said opening is made to one of said semiconductor device structures within said substrate.
- 4. (Original) The method according to Claim 1 wherein said depositing said
   capping layer is an in-situ process.
  - 5. (Original) The method according to Claim 1 wherein said step of forming said copper layer is selected from the group consisting of: physical vapor deposition, chemical vapor deposition, electroplating, and electroless plating.

7

8

1

2

3

4

1

2

1

2

Attorney Docket No.: N1085-90112

TS03-281

- 6. (Amended) The method according to Claim 1 wherein said step of forming

  a said buffer zone comprises applying F ions or controlled corrosion gas to said copper surface.

  Coriginal) The method according to Claim 1 wherein said capping layer is
  - 7. (Original) The method according to Claim 1 wherein said capping layer is selected from the group consisting of silicon nitride and silicon carbide and wherein said capping layer has a thickness of between about 200 and 1000 Angstroms.
  - 8. (Amended) A method of copper metallization in the fabrication of an integrated circuit device comprising:
- providing an opening through a dielectric layer overlying a substrate on a wafer;
   forming a copper layer to completely fill said opening; and
  - applying F ions to treating said copper layer with NF<sub>3</sub> plasma to form a buffer zone on a surface of said copper layer and in-situ depositing a capping layer overlying said copper layer to complete said copper metallization in said fabrication of said integrated circuit device.
  - 9. (Original) The method according to Claim 8 further comprising forming semiconductor device structures in and on said substrate wherein said semiconductor device structures include gate electrodes, source/drain regions, and lower level metallization.
- 1 10. (Original) The method according to Claim 9 wherein said opening is made 2 to one of said semiconductor device structures within said substrate.

2

3

1

2

5

6

7

8

1

2

3

Attorney Docket No.: N1085-90112

TS03-281

- 1 11. (Original) The method according to Claim 8 wherein said step of forming
  2 said copper layer is selected from the group consisting of: physical vapor deposition,
  3 chemical vapor deposition, electroplating, and electroless plating.
  1 12. (Cancelled)
  1 13. (Original) The method according to Claim 8 herein said capping layer is
  - 13. (Original) The method according to Claim 8 herein said capping layer is selected from the group consisting of silicon nitride and silicon carbide and wherein said capping layer has a thickness of between about 200 and 1000 Angstroms.
  - 14. (Amended) A method of copper metallization in the fabrication of an integrated circuit device comprising:
- providing an opening through a dielectric layer overlying a substrate on a wafer;
   forming a copper layer to completely fill said opening wherein copper oxide forms
   naturally on a surface of said copper layer; and
  - applying a gas containing F ions to said copper layer wherein said F ions remove said copper oxide and form a buffer zone on a surface of said copper layer and in-situ depositing a capping layer overlying said copper layer to complete said copper metallization in said fabrication of said integrated circuit device.
  - 15. (Original) The method according to Claim 14 further comprising forming semiconductor device structures in and on said substrate wherein said semiconductor device structures include gate electrodes, source/drain regions, and lower level metallization.
- 1 16. (Original) The method according to Claim 15 wherein said opening is 2 made to one of said semiconductor device structures within said substrate.

2

3

1

2

6

7

8

9

1

2

3

Appl. No. 10/758,315 Amdt. dated 12/20/2004 Reply to Office Action of 9/22/2004 Attorney Docket No.: N1085-90112

TS03-281

17. (Original) The method according to Claim 14 wherein said step of forming said copper layer is selected from the group consisting of: physical vapor deposition, chemical vapor deposition, electroplating, and electroless plating.

18. (Amended) The method according to Claim 14 wherein said step of

- 18. (Amended) The method according to Claim 14 wherein said step of applying a gas containing F ions to said copper layer comprises treating said copper with NF<sub>3</sub> plasma.
- 19 (Original) The method according to Claim 14 wherein said buffer zone transfers thermal vertical strain in said copper to horizontal strain thereby preventing formation of copper hillocks.
- 20. (Original) The method according to Claim 14 wherein said capping layer is selected from the group consisting of silicon nitride and silicon carbide and wherein said capping layer has a thickness of between about 200 and 1000 Angstroms.

2

3

1

2

3

1

2